Abstract-A high speed four quadrant current mode multiplier is presented. It is based on CMOS devices arranged in dual trans-linear loops and working in saturation region. The designed circuit operates under the voltage supply of ±1.5V. Design simulation was carried out using Tanner EDA Tools v13.0 with level 49 parameters (BSIM3 v3.1) in 0.35µm standard CMOS technology. Simulation results show that the multiplier has a 3dB bandwidth of 440MHz, linearity error of 1.1% and maximum power consumption of 158µW. The analog multiplier is used to carry out amplitude modulation whose results are also reported.
Introduction
The multiplier circuit is a fundamental part of most signal processing systems. Many linear/nonlinear functions can be synthesized using multipliers such as multiplication, division, modulation, demodulation, rectification, automatic gain controlling and phase locked loop [1, 2] .
Currently, speed, power consumption and linearity are the key parameters in the design of high-performance mixedsignal integrated circuit. Since current mode circuits experience better performance than their voltage-mode counterpart part in terms of the mentioned criteria, design of multipliers in current mode is widely adopted in the literature [2, 8] .
Most of the reported current mode continuous time multipliers fall in different category of circuits such as: translinear principle of MOSFET in sub-threshold [6, 7, 9] , square low of MOSFET in saturation [1, 2, 8] or class AB circuits [3, 10] . Almost, all of the different designs depend on the basic principle of design square-difference identity [1, 3] .
In this paper, a four quadrant analog current mode multiplier which is an improved version of [1] 
II. Description of Proposed Circuit
A. Current Squarer Cell
The current multiplier circuit is designed based on the basic trans-linear loop cell (squarer) shown in fig.1 . The translinear loop consists of transistors N_1, N_2, P_1 and P_2 which are all biased in saturation region. The relationship between the drain current ( ) and the gate to source voltage ( ) of a transistor operating in saturation is given by [1] :
Where is the threshold voltage, is the trans-conductance parameter of the transistor, is the electron mobility, is the oxide gate capacitance and is the transistor aspect ratio. By using KVL in the trans-linear loop gives:
Assuming the four transistors are biased in saturation, well matched and having the same value of trans-conductance parameters ( ), and considering that:
(4) Where is the biasing current. Then using eq. (2) into (3) yields:
In order to find the relation between , KCL equations at the source and at the drain of transistor will be written:
Now, by substituting (7) & (8) into (6) and squaring both sides:
Then the output current of fig.1 can be written as: (12) It is clear from (12) that the circuit in fig.1 represents a current squarer function. This squarer cell will be the basic building block in the analog multiplier.
B. Four Quadrant Multiplier
The circuit shown in fig.2 represents the proposed four quadrant current mode multiplier. The key principle of operation of the proposed multiplier is based on the squaredifference identity:
The proposed multiplier contains two squaring cells. Transistors constitute the first squarer with input ). The resulting output through transistor is given by:
The other squarer is composed of transistors with input ). The resulting output through transistor is given by:
The resulting output ( of the multiplier is the subtraction of : One advantage of this circuit over the one reported in [1] , is that it can operate at higher frequencies due to the reduction of the parasitic capacitance generated by the cascade current mirror used. Another addition to this circuit is that the output node is distinct from the input nodes. The high impedance node at ( in the circuit reported in [1] is used as both input and output node at the same time.
However, in the proposed circuit of fig.2 the two nodes are separated so that the input current node for is at low impedance and the output node for is at high impedance. Approximate impedances at all concerned nodes are listed below:
 Input impedance at node:
 Input impedance at node: 
 Input Impedance at node:
 Output impedance at node:
Where in all above equations and are the output resistance and trans-conductance of transistor x respectively.
III. Simulation Results
The simulation of the design was carried out to verify the circuit operation and the theoretical analysis. The analog multiplier in fig.2 The frequency response of the proposed multiplier/divider is presented in fig.5 . The bandwidth of the circuit is about . This high bandwidth achieved by the circuit is due to the reduction of the high parasitic capacitance values generated by the cascade mirror in the multiplier circuit of [1] .
The use of the circuit as a divider of two currents is shown in fig.6 in which are varied, while is kept fixed at . However, since is the biasing current for the circuit, it can be varied only up to some extent in which transistors are still guaranteed to be biased in saturation. One of the applications of the proposed multiplier in fig.2 is to be used as a modulator. This process requires two signals one is the carrier (high frequency) and the other is the modulating signal (lower frequency). The proposed circuit is used to achieve this process by having as the modulating signal with frequency=10 kHz, amplitude=10µA, and as the carrier with frequency=500 kHz and amplitude=10µA. Simulation results of the input and output waveforms are shown in fig.7 . 
IV. Conclusion
In this work, an improved four quadrant current mode CMOS analog multiplier based on current squarer was presented. It was designed and simulated using Tanner Tools software. The multiplier achieved a bandwidth of , linearity error of 1.1% and power consumption of about . Comparison of the key performance parameters between the designed multiplier and previously reported works is shown table (I). It is clear that the attractive features of the proposed circuit are mainly the high frequency operation, low power consumption and enhanced output impedance. The operation of the proposed circuit as a modulator is verified as illustrated in fig.7 . In addition, it can be used in analog VLSI circuit for low power and high speed applications such as variable gain amplifier, filters and phase locked loop. 
